当前位置：首 页 --> 方案设计
ADI ADSP－21469 SHARC处理器家庭影院开发方案
发布时间：2014/9/28 15:51:00 来源：
ADI公司的ADSP-21469是第四代SHARC处理器,提供最高的性能450 MHz/2700 MFLOPs以及基于硬件的增强性能FIR,IIR和FFT滤波器加速器,音频和基于应用的外设,支持最新环绕声译码器算法的存储器配置,内核工作频率450MHz,片上5Mb RAM,特别适合于DOLBY® ATMOS影院环绕声译码的家庭影院.本文介绍了ADSP-21469主要特性和优势,框图, SHARC内核框图,以及SHARC 21469 EZ-KIT Lite 评估板主要特性,系统架构图,电路图和材料清单.
The fourth generation of SHARC® Processors, which includes the ADSP-21469, offers increased performance, hardware-based filter accelerators, audio and application-focused peripherals, and new memory configurations capable of supporting the latest surround-sound decoder algorithms. All devices are pin-compatible with each other and completely code-compatible with all prior SHARC Processors. These newest members of the SHARC Processor family are based on a single-instruction, multiple-data (SIMD) core, which supports both 32-bit fixed-point and 32-/40-bit floating-point arithmetic formats making them particularly suitable for high-performance audio applications.
The ADSP-21469 offers the highest performance – 450 MHz/2700 MFLOPs -- within the fourth generation SHARC Processor family. This level of performance makes the ADSP-21469 particularly well suited to address the increasing requirements of the professional and automotive audio market segments. In addition to its higher core performance, the ADSP-21469 includes additional processing blocks such as FIR, IIR, and FFT accelerators to increase the total performance of the system. There is a new feature called Variable Instruction Set Architecture (VISA) that allows the code size to be decreased by 20% to 30% and increase the memory size availability. The fourth generation DSP allows the ability to connect to faster external memory by providing a glueless interface to 16-bit wide DDR2 SDRAMs.
Fourth-generation SHARC Processors also integrate application-specific peripherals designed to simplify hardware design, minimize design risks, and ultimately reduce time to market. Grouped together, and broadly named the Digital Applications Interface (DAI), these functional blocks may be connected to each other or to external pins via the software-programmable Signal Routing Unit (SRU). The SRU is an innovative architectural feature that enables complete and flexible routing amongst DAI blocks. Peripherals connected through the SRU include but are not limited to serial ports, SPI ports, S/PDIF Tx/Rx, and an 8-Channel asynchronous sample rate converter block. The fourth generation SHARC allows data from the serial ports to be directly transferred to external memory by the DMA controller. Other peripherals such as UART and Two-Wire Interface are routed through a Digital Peripheral Interface (DPI).
The ADSP-21467/ADSP-21469 SHARC® processors are members of the SIMD SHARC family of DSPs that feature Analog Devices’ Super Harvard Architecture. The processors are source code compatible with the ADSP-2126x, ADSP-2136x, ADSP-2137x, and ADSP-2116x DSPs, as well as with first generation ADSP-2106x SHARC processors in SISD (singleinstruction, single-data) mode. These 32-bit/40-bit floatingpoint processors are optimized for high performance audio applications with their large on-chip SRAM, multiple internal buses to eliminate I/O bottlenecks, and an innovative digital applications/peripheral interfaces (DAI/DPI).
ADSP-21469主要特性和优势:
450 MHz core clock speed
5 Mbits of on-chip RAM
FIR, IIR, and FFT accelerators
16-bit wide DDR2 external memory interface
Digital Applications Interface (DAI) enabling user-definable access to peripherals including an S/P DIF Tx/Rx, and 8-channel asynchronous sample rate converter
Fully enhanced DMA engine including scatter/gather DMA, delay line DMA
2 Link Ports
8 serial ports (SPORTs) supporting I2S, left-justified sample pair, and TDM modes
2 SPI-compatible ports supporting master and slave modes
UART and Two-Wire Interface
16 Pulse Width Modulation (PWM) channels
3 full-featured timers
324-ball CSP_BGA package
Commercial and Industrial temperature ranges
图1. ADSP-21469功能框图
图2. ADSP-21469 SHARC内核功能框图
ADSP-21469评估板
Thank you for purchasing the ADSP-21469 EZ-Board®, Analog Devices,Inc. evaluation system for SHARC® processors.
The evaluation board is designed to be used in conjunction with the CrossCore® Embedded Studio (CCES) and VisualDSP++® development environments to test the capabilities of the ADSP-21469 SHARC processors.
The development environment aids advanced application code development and debug, such as:
• Create, compile, assemble, and link application programs written in C++, C, and ADSP-21469 assembly
• Load, run, step, halt, and set breakpoints in application programs
• Read and write data and program memory
• Read and write core and peripheral registers
• Plot memory
Access to the ADSP-21469 processor from a personal computer (PC) is achieved through a USB port or an external JTAG emulator. The USB interface of the standalone debug agent gives unrestricted access to the ADSP-21469 processor and evaluation board’s peripherals. Analog Devices JTAG emulators offer faster communication between the host PC and target hardware.
SHARC 21469 EZ-KIT Lite 评估板主要特性:
• Analog Devices ADSP-21469 SHARC processor
• Core performance up to 450 MHz
• 324-pin PBGA package
• 25 MHz oscillator
• 5 Mb of internal RAM memory
• Double data rate synchronous dynamic random access memory (DDR2)
• Micron MT47H64M16HR-3 – 128 MB (64M x 16 bits)
• Performance of up to 225 MHz clock rate
• Parallel flash memory
• Numonyx M29W320EB – 4 MB (4M x 8 bits)
• SPI flash memory
• Numonyx M25P16 – 16 Mb
• Analog audio interface
• Analog Devices AD1939 audio codec
• Eight DAC outputs for four channels of stereo output
• Four ADC inputs for two channels of stereo input
• Two DB25 connectors for differential inputs/outputs
• 3.5 mm headphone jack with volume control connected to one of the stereo outputs
• Supports all eight DACs and four ADCs in TDM and I2S modes at 48 KHz,96 KHz, and 192 KHz sample rates
• Digital audio interface (S/PDIF)
• RCA phono jack output
• RCA phono jack input
• Link port interface
• Two Samtec ERF8/ERM8 series connectors
• Link ports performance up to 166 MHz
• Two EZ-Boards can mate with no cables required
• Temperature monitor
• ON Semiconductor ADM1032
• Local and remote temperature sensing
• Universal asynchronous receiver/transmitter (UART)
• ADM3202 RS-232 line driver/receiver
• DB9 female connector
• LEDs
• Eleven LEDs: one board reset (red), eight general-purpose (amber), one temperature sensor LED (amber), and one power (green)
• Push buttons
• Five push buttons: one reset, two connected to DAI, two connected to FLAG pins of the processor
• Expansion interface II
• Next generation of the expansion interface design, provides access to most of the ADSP-21469 processor signals
• Land grid array
• Easy probing of all port pins and most asynchronous memory interface (AMI) signals
• Other features
• JTAG ICE 14-pin header
• SHARC power measurement jumpers
图3. SHARC 21469 EZ-KIT Lite评估板外形图
图4. SHARC 21469 EZ-KIT Lite评估板系统架构图
图5. SHARC 21469 EZ-KIT Lite评估板电路图(1)
图6. SHARC 21469 EZ-KIT Lite评估板电路图(2)
图7. SHARC 21469 EZ-KIT Lite评估板电路图(3)
图8. SHARC 21469 EZ-KIT Lite评估板电路图(4)
图9. SHARC 21469 EZ-KIT Lite评估板电路图(5)
图10. SHARC 21469 EZ-KIT Lite评估板电路图(6)
图11. SHARC 21469 EZ-KIT Lite评估板电路图(7)
图12. SHARC 21469 EZ-KIT Lite评估板电路图(8)
图13. SHARC 21469 EZ-KIT Lite评估板电路图(9)
图14. SHARC 21469 EZ-KIT Lite评估板电路图(10)
图15. SHARC 21469 EZ-KIT Lite评估板电路图(11)
图16. SHARC 21469 EZ-KIT Lite评估板电路图(12)
图17. SHARC 21469 EZ-KIT Lite评估板电路图(13)
图18. SHARC 21469 EZ-KIT Lite评估板电路图(14)
图19. SHARC 21469 EZ-KIT Lite评估板电路图(15)
SHARC 21469 EZ-KIT Lite评估板材料清单(BOM):
The fourth generation of SHARC® Processors, which includes the ADSP-21469, offers increased performance, hardware-based filter accelerators, audio and application-focused peripherals, and new memory configurations capable of supporting the latest surround-sound decoder algorithms. All devices are pin-compatible with each other and completely code-compatible with all prior SHARC Processors. These newest members of the SHARC Processor family are based on a single-instruction, multiple-data (SIMD) core, which supports both 32-bit fixed-point and 32-/40-bit floating-point arithmetic formats making them particularly suitable for high-performance audio applications.
The ADSP-21469 offers the highest performance – 450 MHz/2700 MFLOPs -- within the fourth generation SHARC Processor family. This level of performance makes the ADSP-21469 particularly well suited to address the increasing requirements of the professional and automotive audio market segments. In addition to its higher core performance, the ADSP-21469 includes additional processing blocks such as FIR, IIR, and FFT accelerators to increase the total performance of the system. There is a new feature called Variable Instruction Set Architecture (VISA) that allows the code size to be decreased by 20% to 30% and increase the memory size availability. The fourth generation DSP allows the ability to connect to faster external memory by providing a glueless interface to 16-bit wide DDR2 SDRAMs.
Fourth-generation SHARC Processors also integrate application-specific peripherals designed to simplify hardware design, minimize design risks, and ultimately reduce time to market. Grouped together, and broadly named the Digital Applications Interface (DAI), these functional blocks may be connected to each other or to external pins via the software-programmable Signal Routing Unit (SRU). The SRU is an innovative architectural feature that enables complete and flexible routing amongst DAI blocks. Peripherals connected through the SRU include but are not limited to serial ports, SPI ports, S/PDIF Tx/Rx, and an 8-Channel asynchronous sample rate converter block. The fourth generation SHARC allows data from the serial ports to be directly transferred to external memory by the DMA controller. Other peripherals such as UART and Two-Wire Interface are routed through a Digital Peripheral Interface (DPI).
The ADSP-21467/ADSP-21469 SHARC® processors are members of the SIMD SHARC family of DSPs that feature Analog Devices’ Super Harvard Architecture. The processors are source code compatible with the ADSP-2126x, ADSP-2136x, ADSP-2137x, and ADSP-2116x DSPs, as well as with first generation ADSP-2106x SHARC processors in SISD (singleinstruction, single-data) mode. These 32-bit/40-bit floatingpoint processors are optimized for high performance audio applications with their large on-chip SRAM, multiple internal buses to eliminate I/O bottlenecks, and an innovative digital applications/peripheral interfaces (DAI/DPI).
ADSP-21469主要特性和优势:
450 MHz core clock speed
5 Mbits of on-chip RAM
FIR, IIR, and FFT accelerators
16-bit wide DDR2 external memory interface
Digital Applications Interface (DAI) enabling user-definable access to peripherals including an S/P DIF Tx/Rx, and 8-channel asynchronous sample rate converter
Fully enhanced DMA engine including scatter/gather DMA, delay line DMA
2 Link Ports
8 serial ports (SPORTs) supporting I2S, left-justified sample pair, and TDM modes
2 SPI-compatible ports supporting master and slave modes
UART and Two-Wire Interface
16 Pulse Width Modulation (PWM) channels
3 full-featured timers
324-ball CSP_BGA package
Commercial and Industrial temperature ranges
图1. ADSP-21469功能框图
图2. ADSP-21469 SHARC内核功能框图
ADSP-21469评估板
Thank you for purchasing the ADSP-21469 EZ-Board®, Analog Devices,Inc. evaluation system for SHARC® processors.
The evaluation board is designed to be used in conjunction with the CrossCore® Embedded Studio (CCES) and VisualDSP++® development environments to test the capabilities of the ADSP-21469 SHARC processors.
The development environment aids advanced application code development and debug, such as:
• Create, compile, assemble, and link application programs written in C++, C, and ADSP-21469 assembly
• Load, run, step, halt, and set breakpoints in application programs
• Read and write data and program memory
• Read and write core and peripheral registers
• Plot memory
Access to the ADSP-21469 processor from a personal computer (PC) is achieved through a USB port or an external JTAG emulator. The USB interface of the standalone debug agent gives unrestricted access to the ADSP-21469 processor and evaluation board’s peripherals. Analog Devices JTAG emulators offer faster communication between the host PC and target hardware.
SHARC 21469 EZ-KIT Lite 评估板主要特性:
• Analog Devices ADSP-21469 SHARC processor
• Core performance up to 450 MHz
• 324-pin PBGA package
• 25 MHz oscillator
• 5 Mb of internal RAM memory
• Double data rate synchronous dynamic random access memory (DDR2)
• Micron MT47H64M16HR-3 – 128 MB (64M x 16 bits)
• Performance of up to 225 MHz clock rate
• Parallel flash memory
• Numonyx M29W320EB – 4 MB (4M x 8 bits)
• SPI flash memory
• Numonyx M25P16 – 16 Mb
• Analog audio interface
• Analog Devices AD1939 audio codec
• Eight DAC outputs for four channels of stereo output
• Four ADC inputs for two channels of stereo input
• Two DB25 connectors for differential inputs/outputs
• 3.5 mm headphone jack with volume control connected to one of the stereo outputs
• Supports all eight DACs and four ADCs in TDM and I2S modes at 48 KHz,96 KHz, and 192 KHz sample rates
• Digital audio interface (S/PDIF)
• RCA phono jack output
• RCA phono jack input
• Link port interface
• Two Samtec ERF8/ERM8 series connectors
• Link ports performance up to 166 MHz
• Two EZ-Boards can mate with no cables required
• Temperature monitor
• ON Semiconductor ADM1032
• Local and remote temperature sensing
• Universal asynchronous receiver/transmitter (UART)
• ADM3202 RS-232 line driver/receiver
• DB9 female connector
• LEDs
• Eleven LEDs: one board reset (red), eight general-purpose (amber), one temperature sensor LED (amber), and one power (green)
• Push buttons
• Five push buttons: one reset, two connected to DAI, two connected to FLAG pins of the processor
• Expansion interface II
• Next generation of the expansion interface design, provides access to most of the ADSP-21469 processor signals
• Land grid array
• Easy probing of all port pins and most asynchronous memory interface (AMI) signals
• Other features
• JTAG ICE 14-pin header
• SHARC power measurement jumpers
图3. SHARC 21469 EZ-KIT Lite评估板外形图
图4. SHARC 21469 EZ-KIT Lite评估板系统架构图
图5. SHARC 21469 EZ-KIT Lite评估板电路图(1)
图6. SHARC 21469 EZ-KIT Lite评估板电路图(2)
图7. SHARC 21469 EZ-KIT Lite评估板电路图(3)
图8. SHARC 21469 EZ-KIT Lite评估板电路图(4)
图9. SHARC 21469 EZ-KIT Lite评估板电路图(5)
图10. SHARC 21469 EZ-KIT Lite评估板电路图(6)
图11. SHARC 21469 EZ-KIT Lite评估板电路图(7)
图12. SHARC 21469 EZ-KIT Lite评估板电路图(8)
图13. SHARC 21469 EZ-KIT Lite评估板电路图(9)
图14. SHARC 21469 EZ-KIT Lite评估板电路图(10)
图15. SHARC 21469 EZ-KIT Lite评估板电路图(11)
图16. SHARC 21469 EZ-KIT Lite评估板电路图(12)
图17. SHARC 21469 EZ-KIT Lite评估板电路图(13)
图18. SHARC 21469 EZ-KIT Lite评估板电路图(14)
图19. SHARC 21469 EZ-KIT Lite评估板电路图(15)
SHARC 21469 EZ-KIT Lite评估板材料清单(BOM):
|
||||||
 |
||||||
|
||||||
